Skip to content
Integrated Systems Laboratory
  • News
    • LinkedIn Posts
  • Research
    • Next-Generation Digital Radio Circuits
    • Lidar sensing and processing hardware
    • Automated Advanced Optimization of Integrated Circuits & Systems
    • Advanced wireline and optical communication
    • Energy-Efficient Interconnect
    • Software-Defined Wireline Communication
    • Research Videos
    • Links
  • IC Design Gallery
  • People
  • Publications

Design Methodologies for Low-Jitter CMOS Clock Distribution

October 14, 2021 by tcc

Distributing a low-jitter GHz clock across a CMOS chip isn’t easy. Learn how in our open-access invited paper in the Open Journal of the IEEE Solid-State Circuits Society. Our design methodologies are backed up by measurements of a 16nm FinFET prototype.

Categories Research News
Lighting Up the World of Computing, Communication, and Connectivity
Best Paper Award at DesignCon2021
Copyright © 2023 Tony Chan Carusone. All rights reserved.