Distributing a low-jitter GHz clock across a CMOS chip isn’t easy. Learn how in our open-access invited paper in the Open Journal of the IEEE Solid-State Circuits Society. Our design methodologies are backed up by measurements of a 16nm FinFET prototype.
![](https://isl.utoronto.ca/wp-content/uploads/2021/10/buffer_chain-1024x382.png)