With support from partners CMC Microsystems and Huawei Canada, Behzad Dehlaghi has designed chips to launch signals at extremely high speeds, 20 Gb/s per lane, and a miniature silicon layer called an interposer to connect two chips together. The results will be presented at the Custom Integrated Circuits Conference in San Jose in September. Read the full story.